A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order. New (Seta) Application Modity Search Notes

GLOSSISPEC States Options View Session History IEEE/IET Books New Search

IEEE Journal or Magazine SET JNS. IET Journal or Magazine ISSE CNS IEEE Conference Proceeding IST CNF IET Conference Proceeding IEEE Standard

Search > ((thomas fetcher)<in>au Check to search only within this results set Educational Courses * Application Notes [Beta] IEEE/IET journals, transactions, letters, magazines, conference proceedings, and standards. view selected items | Select All Deselect All No results were found. Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

Help Contact Us Privacy & Security IEEE.org

S Donyright alter EEE - All Fillion Bernavian **C** inspec

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

| Mane | (Beta) | Application | Models | General Section | G

GLORALSPEC

Storch Options

View Session History

New Search

REFE JAN. IEEE Journal or Magazine
IET JAN. IET Journal or Magazine
IEEE CANF IEEE Conference Proceeding
IEEE Standard
STD IEEE Standard

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

Help Contact Us Privacy & Security IEEE org

& Copyright Life EEE - All Filler's Benevior

Inspec

No results were found.

П

Rights and Permissions

Rights and Permissions

Etiemble, D.: Chanussot, C.: Neri, V.:

4. 4-valued BiCMOS circuits for the transmission system of a massively parallel architecture

Multiple-Valued Logic, 1990. Proceedings of the Twentieth International Symposium on

5. Self-timed precharge latch Tan, Y.K.; Lim, Y.C.; Circuits and Systems, 1990, IEEE International Symposium on 1-3 May 1990 Page(s):566 - 569 vol.1 Digital Object Identifier 10.1109/ISCAS.1990.112122 AbstractPlus | Full Text: PDF(324 KB) | IEEE CNF Rights and Permissions 6. Mixed static and domino logic on the CMOS gate forest П Kernhof, J.; Selzer, M.; Beunder, M.A.; Hoefflinger, B.; Laquai, B.; Schindler, I.; Solid-State Circuits, IEEE Journal of Volume 25, issue 2, April 1990 Page(s):396 - 402 Digital Object Identifier 10.1109/4.52162 AbstractPlus | Full Text: PDF(532 KB) IEEE JNS. Rights and Permissions 7. Efficient Designs for Adder Comparator Adachi, H.; Nakamura, S.; Information Sciences and Systems, 2007, CISS '07, 41st Annual Conference on 14-16 March 2007 Page(s):754 - 754 Digital Object Identifier 10.1109/CISS.2007.4298408 AbstractPlus | Full Text: PDF(911 KB) 1888 CNF

Rights and Permissions

Help Contact Us Privacy & Security IEEE.org

@ Inspec

Copyright 2003 ETE - At Fillian Persentation

IEEE JNN. IEEE Journal or Magazine
IET JNN. IET Journal or Magazine
IEEE CMF IEEE Conference
Proceeding
IET Conference
Proceeding

IEEE Standard

1. High-speed CMOS adder and multiplier modules for digital signal processing in a semicustom environment

1. Kernhot, J.; Beunder, M.A.; Hoefflinger, B.; Haas, W.;
Sakd State Circuits, IEEE Journal of

Volume 24, Issue 3. Jun 1989 Page(s).570 - 575

Digital Object Identifier 10 1109/4 32009

AbstractPlus | Full Text: PDE(480 KB) IEEE JNR.

Rights and Permissions



Help Contact Us Privacy & Security IEEE org

D.C. Zappilyto 4 (100 SEEE - ACTIVISTA) Pagula visio